Prepare for the A Level Computer Science OCR Exam with essential tips and insights! Tailored quizzes, comprehensive resources, and effective study strategies await you. Get ready to ace your exam!

Each practice test/flash card set has 50 randomly selected questions from a bank of over 500. You'll get a new set of questions each time!

Practice this question and more.


What advantage does a CISC architecture have over RISC architecture?

  1. It always runs fewer machine cycles

  2. It can execute complex instructions in a single cycle

  3. It has more versatile registers

  4. It minimizes instruction set length

The correct answer is: It can execute complex instructions in a single cycle

CISC (Complex Instruction Set Computing) architecture is characterized by its ability to execute complex instructions that can perform several low-level operations in a single instruction. This means that a CISC processor can execute these intricate instructions, which can significantly reduce the number of instructions needed for a given task. In contrast to RISC (Reduced Instruction Set Computing), which focuses on simpler, more straightforward instructions that typically require multiple machine cycles to achieve the same functionality, CISC architectures can handle more complex tasks with fewer, albeit more intricate, instructions. The ability to execute complex instructions in a single cycle is advantageous because it can lead to better performance in programs that utilize these capabilities effectively, thereby potentially reducing the overall instruction count and improving efficiency in terms of performance for certain applications. This characteristic makes CISC architecture particularly suited for environments where memory bandwidth is limited, as fewer instructions can lead to less fetching and decoding overhead. In terms of the other options, the statement about running fewer machine cycles isn’t universally accurate, as it can depend heavily on the specific task and the efficiency of the instruction set used. Versatile registers are more a hallmark of RISC architecture, which typically has a larger number of general-purpose registers. Lastly, minimizing instruction set length is a principle more aligned with